



Ifw

Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Mary CHEN) Re: Information Disclosure
Serial No.: 10/776,862) Statement
Filed: February 10, 2004) Group: not yet assigned
For: "A SEMICONDUCTOR STRUCTURE FOR) Examiner: not yet assigned
A HETEROJUNCTION...") Our Ref: B-4967NP 621679-8
Date: August 10, 2004

Commissioner for Patents
P.O. Box 1450
Alexandria VA, 22313-1450

Sir:

In accordance with the Applicant's duty to disclose information which may be material to the examination of this application, the undersigned respectfully requests that the Examiner consider on the merits the documents listed on the enclosed Form PTO-1449 (modified) before issuing the first Office Action on the merits. We are enclosing herewith a copy of each document listed on the enclosed Form PTO-1449 (modified).

The filing of this Information Disclosure Statement (IDS) shall not be construed as a representation that a search has been made (37 C.F.R. 1.97(g)), an admission that the information cited is, or is considered to be, material to patentability, or that no other material information exists.

The Applicant believes that this IDS is being submitted before the issuance of a first Office Action on the merits and before the issuance of a Final Rejection or Notice of Allowance. Therefore, no official fees should be due; and this IDS should be considered on the merits. If this IDS is being submitted after the issuance of the first Office Action on the merits and before the issuance of a Final Rejection or Notice of Allowance, please contact the undersigned to authorize a payment of \$180.00 (or any other


Information Disclosure Statement
USSN 10/776,862
August 10, 2004
Page 2

required amount), which is the fee set forth in 37 C.F.R. § 1.97(c), if the Examiner believes that such a fee is due in order for this IDS to be considered on the merits.

The filing of this Information Disclosure Statement shall not be construed as an admission against interest in any manner. (Notice of January 9, 1992, 1135 O.G. 13-25, at 25.)

The person making this statement is the practitioner who signs below on the basis of information supplied by an individual associated with the filing and prosecution of this application (37 C.F.R. § 1.56(c)) and on the basis of information in the practitioner's file.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first-class mail in an envelope addressed to the "Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450", on August 10, 2004 by Shana Morda.



Respectfully submitted,



Robert Popa
Attorney for Applicant
Reg. No. 43,010

LADAS & PARRY
5670 Wilshire Boulevard
Suite 2100
Los Angeles, CA 90036
(323) 934-2300

Enclosures: Form PTO-1449 (modified) (2 pages)
Copy of documents listed on Form PTO-1449 (modified)



Information Disclosure Statement

USSN 10/776,862

August 10, 2004

Page 3

Form PTO-1449 (Modified) Page 1 of 2	ATTY DOCKET NO. B-4967NP 621679-8	U.S. SERIAL NO. 10/776,862
LIST OF PATENTS AND PUBLICATIONS STATEMENT	APPLICANTS Mary CHEN	
	FILING DATE February 10, 2004	GROUP not yet assigned

U.S. PATENT DOCUMENTS


EXAMINER INITIAL	DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUB- CLASS	FILING DATE or 102(e) DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	PUBLICATION DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO

<u>EXAMINER</u>	<u>DATE CONSIDERED</u>

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609: Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Information Disclosure Statement
USSN 10/776,862
August 10, 2004
Page 4

Form PTO-1449 (Modified) Page 2 of 2	ATTY DOCKET NO. B-4967NP 621679-8	U.S. SERIAL NO. 10/776,862
LIST OF PATENTS AND PUBLICATIONS STATEMENT	APPLICANTS Mary CHEN	
	FILING DATE February 10, 2004	GROUP not yet assigned

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Bolognesi, C.R., et al., "InP/GaAsSb/InP DHBTs With High f_T And f_{MAX} For Wireless Communication Applications," <i>GaAs Symposium</i> , pp. 63-66 (1999).
	Kennedy, D.P., et al., "Theoretical Current Gain Of A Cylindrical Mesa Transistor," <i>Solid-State Electronics</i> , Vol. 3, pp. 215-225 (1961).
	Kim, M., et al., "Performance Of New Self-Aligned InP/InGaAs Heterojunction Bipolar Transistors Using Crystallographically Defined Emitter Contact Technology," <i>Jpn. J. Appl. Phys.</i> , Vol. 41, Part 1, No. 2B, pp. 1139-1142 (2002).
	Liu, W., "§ 3-6 Surface Current Ideality Factor," <i>Handbook of III-V Heterojunction Bipolar Transistors</i> , pp. 169-179.
	Liu, W., et al., "Critical Passivation Ledge Thickness In AlGaAs/GaAs Heterojunction Bipolar Transistors," <i>J. Vac. Sci. Technol. B</i> , Vol. 11, No. 1, pp. 6-9 (1993).
	Liu, W., et al., "Parasitic Conduction Current In The Passivation Ledge Of AlGaAs/GaAs Heterojunction Bipolar Transistors," <i>Solid-State Electronics</i> , Vol. 35, No. 7, pp. 891-895 (1992).
	Liu, W., et al., "Theoretical Comparison Of Base Bulk Recombination Current And Surface Recombination Current Of A MESA AlGaAs/GaAs Heterojunction Bipolar Transistor," <i>Solid-State Electronics</i> , Vol. 34, No. 10, pp. 1119-1123 (1991).
	Nottenburg, R.N., et al., "InGaAs/InP Double-Heterostructure Bipolar Transistors With Near-Ideal β Versus I_C Characteristic," <i>IEEE Electron Device Letters</i> , Vol. EDL-7, No. 11, pp. 643-645 (November 1986).
	Shigematsu, H., et al., "Ultrahigh f_T And f_{MAX} New Self-Alignment InP/InGaAs HBT's With A Highly Be-doped Base Layer Grown By ALE/MOCVD," <i>IEEE Electron Device Letters</i> , Vol. 16, No. 2, pp. 55-57 (February 1995).
	"What Is The Role Of The Ledge In InGaP/GaAs HBTs?," <i>HBT Notepad</i> INTERNET: < http://www.knowledge-on.com/ko/foundry/emM/emM0629.htm > pp. 1-2 (July 31, 2003).
	Wu, Yu-Huei, et al., "Emitter Edge-Thinning Effect On InGaAs/InP Double-Heterostructure-Emitter Bipolar Transistor," <i>Jpn. J. Appl. Phys.</i> , Vol. 34, Part 1, No. 11, pp. 5908-5911 (1995).
	Yamahata, S., et al., "Ultra-High f_{MAX} And f_T InP/InGaAs Double-Heterojunction Bipolar Transistors With Step-Graded InGaAsP Collector," <i>GaAs IC Symposium</i> , pp. 345-348 (1994).
	Yu, E.F., et al., "Reliability Implication Of InGaP HBT Emitter Ledge Dimension," <i>GaAs Reliability Workshop</i> , pp. 167-228 (2002).
	Zamparadi, P.J., et al., "Methods For Monitoring Passivation Ledges In A Manufacturing Environment," <i>GaAs Mantech Conference</i> , San Diego, California, pp. 225-228 (April 8-11, 2002).

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.